International Journal of System Signal Control and Engineering Application
ISSN: OnlineISSN: Print 1997-5422
Abstract
The ant colony algorithm is a nature-inspired algorithm highly used for solving many complex problems and finding optimal solutions, however, the algorithm has a major flaw and that is the vast amount of calculations and if the proper correction algorithm and architectural design are not provided, it will lead to the increasing use of hardware platform due to the high volume of operations and perhaps at higher scales, it causes the chip area not to work because of the high number of problems, hence, the purpose of this study is to save the hardware platform as far as possible and use it optimally through providing a particular algorithm running on a reconfigurable chip-driven by the address-based method, so that, the comparison of synthesis operations with the similar works shows significant improvements as much as 1/3 times greater than the other similar hardware methods.
How to cite this article:
M.H. Nadimi, E. Shafigh Fard and K. Monfaredi. An Area-Optimized Chip of Ant Colony Algorithm Design in Hardware Platform using the
Address-Based Method.
DOI: https://doi.org/10.36478/ijssceapp.2020.45.52
URL: https://www.makhillpublications.co/view-article/1997-5422/ijssceapp.2020.45.52