files/journal/2022-09-03_18-45-30-000000_586.png

Research Journal of Applied Sciences

ISSN: Online 1993-6079
ISSN: Print 1815-932x
99
Views
1
Downloads

Resource Efficient Implementation of Low Power LDPC Based CDMA Architecture

T. Yasodha, I. Jacob Raglend and K. Meena Alias Jeyanthi
Page: 477-485 | Received 21 Sep 2022, Published online: 21 Sep 2022

Full Text Reference XML File PDF File

Abstract

In this study, LDPC codes based low power multi-user CDMA architecture is proposed. Also, a modified Min-Sum algorithm for LDPC Decoder design is built and used in the proposed architecture. Min-sum iterative decoder has a reduced complexity in terms of architecture-algorithm transformation, compared to other LDPC Decoding algorithms. The architecture is designed for LDPC encoder and the variants of Min-sum decoder. The architecture is synthesized on Xilinx and Synopsys tool targeted to 90 nm device. It is found from the synthesis report of the proposed architecture that it reduces the area and power overhead when compared with the conventional architecture design.


How to cite this article:

T. Yasodha, I. Jacob Raglend and K. Meena Alias Jeyanthi. Resource Efficient Implementation of Low Power LDPC Based CDMA Architecture.
DOI: https://doi.org/10.36478/rjasci.2013.477.485
URL: https://www.makhillpublications.co/view-article/1815-932x/rjasci.2013.477.485