Asian Journal of Information Technology
ISSN: Online 1993-5994ISSN: Print 1682-3915
Abstract
A double edge triggered flip flop latches data at both edges of clock and hence it is advantageous over single edge-triggered flip flop in terms of power consumption and operating speed. Design of a low power Double Edge Triggered D Flip Flop (DETDFF ) has been presented in this study and it is compared with two previously published DETDFFs for their performance and power consumption. The DETDFF circuits were simulated using TSPICE for 0.13 and 0.18µ technology CMOS process for different supply voltages. The proposed design is shown to have the lowest power consumption with respect to other double edge triggered flip-flops in all the above conditions.
How to cite this article:
S. Kaja Mohideen and J. Rajapaul Perinbam . Design of Low Power Double Edge Triggered D Flip Flop.
DOI: https://doi.org/10.36478/ajit.2006.1113.1116
URL: https://www.makhillpublications.co/view-article/1682-3915/ajit.2006.1113.1116